

ATG will utilize its COTS ADx-110/120 platform (Figure 1) for implementing our digital IF DVB-S2X demodulator. The proposed solution builds and enhances our existing digital IF Modem product. The existing product supports only a single demodulator, the proposed solution aims to support multiple digital IF DVB-S2X demodulators. By integrating a high-performance commercial DVB-S2X waveform, we can expand the capabilities of our existing product line and increase the throughput and signal-to-noise-ratio performance.



**Figure 1 -** *ADx-110/120 Digital IF Platform. The ADx-110/120* is the commercial platform for creating digital IF demodulators using FPGA accelerator cards and COTS server.

The digital IF modem component performs waveform processing, and IF Converter (IFC) performs the RF processing. Digital IF architectures are a key enabler since they allow the digital IF modem to rely on common hardware by isolating specialized RF hardware into an IFC.



**Figure 2 -** Digital IF separates legacy modem architectures into the digital IF modem and IF converter.

Removing purpose-built RF hardware allows digital IF modem development on common computing hardware and jump to virtualization as the basis for terminal agility and flexibility.

## **High-Performance Digital IF Nodem for SATCOM**

ATG has been awarded a Phase II SBIR from US Space Force (USSF) and the Space Development Agency (SDA) to develop a high-performance digital IF demodulator capability.

## **Project Objectives**

- Create a digital IF modem with efficient monitoring and control of data paths for the waveform.
- Achieve seamless communication between the host processor and the FPGA
- Demonstrate interoperability with a 3rd party IFC.

Figure 3 illustrates the components to be developed. Specifications for the digital IF demodulator are captured in Table 1. Our solution will use an system on a chip architecture, which uses a embedded processing and FGPA in the same piece of silicon.



**Digital IF Modem** 

**Figure 3** – High Performance Digital IF Modem Design



Digital Digital - ADx-- ADx-Digital -100\*/Mecha 1RU: 1 (437 x -Manag Web G Compu Process w/ Intel RAM: **DVB-S** Modula 128APS Symbol Roll Of **Project** Task 1: Int Int Int Int **Task 2:** • De **Task 3**: • Im m • SN Task 4: Int ar • De

Task 5:

- Te: CO
- Te
- De
- or

## Table 1: ADx 110/120 Specifications

IF Interfaces	
IF Physical	Digital IF Data Transport
-110: 2* QSFP28	– IEEE 4900-2022: DIFI V1.1 Samplinσ
-120*: 4 QSFP28	– 4*-16 bits per sample
IF MAC	– Up to 125* Msamples/s
/40*/10 GbE	
nical & Power	
7.2 x 1.7 x 28.5"	ADx-110 *153 W Nominal
43 x 724 mm)	ADx-120 *165 W Nominal
ement Interfaces	
UI, REST API	Dual RJ45 10 GbE Ports
iting	
sor: Intel® Xeon® 1.9GHz 3204 6-Core Processor	
Virtualization Tech	nology
32  GB DDR4	Disk Space: 480 GB
ation: OPSK, 8PSK, 16APSK, 32APSK, 64APSK	
SK, 256APSK	, ~, <i>-</i> ~, <i>-</i> 11 <b> - - - - - - - - -</b>
<b>l Rates:</b> 1-120* MS	ymbols/s
<b>II:</b> $0.05 - 0.25 @ 0.05$	
* Indicates Objective Specifications	
Tasks:	
Develop FPGA Board Support Package (BSP)	
tegrate 100G Ethernet Core	
tegrate UDP/IP Core	
tegrate PCIe Gen3 Core	
tegrate GPIO and User control logic	
Waveform Integration with Control Logic	
GA	
Software Driver and UI Development	
plement control framework for waveform	
anagement and control	
IMP support	
Digital IF Interfac	ce
tegrate DIFI v1.1	Core between waveform
dEthernet	
evelop new synch	ronization logic based on
FIV1.2	
Iest and Demons	formones and DIFL readers
st waveform performance and DIFI packet	
st LIPD/IP Ethernet frames	
monstrate DIFL internerability with alloast	
ne 3 <sup>rd</sup> party IFC	
Ke	n Quock

Sr. Director Strategy and Technology *973.868.5845* • *kquock@atg.space*